

Table of Contents

A Comparison of Verilog Synthesis Frontends

Daniel Stokes, Georgiy Krylov, Jean-Philippe Legault, Panos Patros, and Kenneth B. Kent

1