NexTech 2021 Congress
October 03, 2021 to October 07, 2021 - Barcelona, Spain

  • UBICOMM 2021, The Fifteenth International Conference on Mobile Ubiquitous Computing, Systems, Services and Technologies
  • ADVCOMP 2021, The Fifteenth International Conference on Advanced Engineering Computing and Applications in Sciences
  • SEMAPRO 2021, The Fifteenth International Conference on Advances in Semantic Processing
  • AMBIENT 2021, The Eleventh International Conference on Ambient Computing, Applications, Services and Technologies
  • EMERGING 2021, The Thirteenth International Conference on Emerging Networks and Systems Intelligence
  • DATA ANALYTICS 2021, The Tenth International Conference on Data Analytics
  • GLOBAL HEALTH 2021, The Tenth International Conference on Global Health Challenges
  • CYBER 2021, The Sixth International Conference on Cyber-Technologies and Cyber-Systems

SoftNet 2021 Congress
October 03, 2021 to October 07, 2021 - Barcelona, Spain

  • ICSEA 2021, The Sixteenth International Conference on Software Engineering Advances
  • ICSNC 2021, The Sixteenth International Conference on Systems and Networks Communications
  • CENTRIC 2021, The Fourteenth International Conference on Advances in Human-oriented and Personalized Mechanisms, Technologies, and Services
  • VALID 2021, The Thirteenth International Conference on Advances in System Testing and Validation Lifecycle
  • SIMUL 2021, The Thirteenth International Conference on Advances in System Simulation
  • SOTICS 2021, The Eleventh International Conference on Social Media Technologies, Communication, and Informatics
  • INNOV 2021, The Tenth International Conference on Communications, Computation, Networks and Technologies
  • HEALTHINFO 2021, The Sixth International Conference on Informatics and Assistive Technologies for Health-Care, Medical Support and Wellbeing

NetWare 2021 Congress
November 14, 2021 to November 18, 2021 - Athens, Greece

  • SENSORCOMM 2021, The Fifteenth International Conference on Sensor Technologies and Applications
  • SENSORDEVICES 2021, The Twelfth International Conference on Sensor Device Technologies and Applications
  • SECURWARE 2021, The Fifteenth International Conference on Emerging Security Information, Systems and Technologies
  • AFIN 2021, The Thirteenth International Conference on Advances in Future Internet
  • CENICS 2021, The Fourteenth International Conference on Advances in Circuits, Electronics and Micro-electronics
  • ICQNM 2021, The Fifteenth International Conference on Quantum, Nano/Bio, and Micro Technologies
  • FASSI 2021, The Seventh International Conference on Fundamentals and Advances in Software Systems Integration
  • GREEN 2021, The Sixth International Conference on Green Communications, Computing and Technologies

TrendNews 2021 Congress
November 14, 2021 to November 18, 2021 - Athens, Greece

  • CORETA 2021, Advances on Core Technologies and Applications
  • DIGITAL 2021, Advances on Societal Digital Transformation

 


ThinkMind // ALLSENSORS 2017, The Second International Conference on Advances in Sensors, Actuators, Metering and Sensing // View article allsensors_2017_4_40_70047


Area and Speed Efficient Layout Design of Shift Registers using Nanometer Technology

Authors:
Rajesh Mehra
Priya Kaushal
Ayushi Gagneja

Keywords: CMOS; Flip Flop; Shift Register; SISO; SIPO; VLSI

Abstract:
The paper presents an area and speed efficient CMOS layout design of shift register on 180 nanometer (nm) technology. The proposed shift register is designed using Serial In Serial Out (SISO) and Serial In Parallel Out (SIPO) techniques. Shift registers are commonly used in large number of sequential circuits and processors for temporary storage of data. The area and speed of developed layout designs are improved by optimized placement and routing for layout. The schematic and layout of both designs are simulated and analyzed using Cadence software. It can be observed from simulated results that the delay of SISO register is 0.97 ns and the delay of SIPO register is 0.71 ns. The SISO register shows 78.6% improvement in delay and SIPO register shows 27.46 % improvement in delay. The silicon area consumption of SISO register is 140.6 nm x 129.49 nm and SIPO register is 130.98 nm x 85.91 nm to provide cost effective solution for Very Large Scale Integration (VLSI) applications.

Pages: 58 to 62

Copyright: Copyright (c) IARIA, 2017

Publication date: March 19, 2017

Published in: conference

ISSN: 2519-836X

ISBN: 978-1-61208-543-2

Location: Nice, France

Dates: from March 19, 2017 to March 23, 2017

SERVICES CONTACT
2010 - 2017 © ThinkMind. All rights reserved.
Read Terms of Service and Privacy Policy.